

Preliminary
Some of the contents are subject to change without notice.


DESCRIPTION

The M5M4V16S30CTP for PC is a 2-bank x 1048576-word x 8-bit Synchronous DRAM, specifically selected for the use of personal computers. Unnecessary functions for PCs are not supported to reduce testing cost.

FEATURES

- Single 3.3±0.3v power supply
- Clock frequency 83MHz / 75MHz / 67MHz / 60 MHz
- Fully synchronous operation referenced to clock rising edge
- Dual bank operation controlled by BA (Bank Address)
- /CAS latency- 3 only
- Burst length- 1 / 4 (programmable)
- Burst type- sequential / interleave (programmable)
- Auto precharge / All bank precharge controlled by A10
- Auto refresh and Self refresh
- 4096 refresh cycles /64ms
- LVTTTL Interface
- 300-mil, 44-pin Thin Small Outline Package (TSOP II) with 0.8mm lead pitch

PIN CONFIGURATION (TOP VIEW)



- CLK : Master Clock
- CKE : Clock Enable
- /CS : Chip Select
- /RAS : Row Address Strobe
- /CAS : Column Address Strobe
- /WE : Write Enable
- DQ0-7 : Data I/O
- DQM : Output Disable/ Write Mask
- A0-10 : Address Input
- BA : Bank Address
- Vdd : Power Supply
- VddQ : Power Supply for Output
- Vss : Ground
- VssQ : Ground for Output

	Max. Frequency	CLK Access Time
M5M4V16S30CTP-83	83MHz	8ns
M5M4V16S30CTP-75	75MHz	8ns
M5M4V16S30CTP-67	67MHz	8ns
M5M4V16S30CTP-60	60MHz	9ns

Mode Register

Mode Register Set (Programming mode)

11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	LTMODE		BT	BL			

Latency Mode (LT Field)

Bits (654)	CAS Latency
011	3

Burst Type (BT Field)

Bit 3	Type
0	Sequential
1	Interleave

Burst Length (BL Field)

Bits (210)	Burst Length
000	1
010	4

Burst Address Ordering for Burst Length (BL = 4)

Start Address (Column Address Bits A1, A0)	Burst Type = Interleave	Burst Type = Sequential
00	0, 1, 2, 3	0, 1, 2, 3
01	1, 0, 3, 2	1, 2, 3, 0
10	2, 3, 0, 1	2, 3, 0, 1
11	3, 2, 1, 0	3, 0, 1, 2


Command Truth Table

COMMAND	CKE		/CS	/RAS	/CAS	/WE	BA	A10	A9-A0
	n-1	n							
Row Address Strobe & Bank Activate	H	X	L	L	H	H	V	V	V
Column Address Strobe & Read	H	X	L	H	L	H	V	L	V
Column Address Strobe & Read (with Auto Precharge)	H	X	L	H	L	H	V	H	V
Column Address Strobe & Write	H	X	L	H	L	L	V	L	V
Column Address Strobe & Write (with Auto Precharge)	H	X	L	H	L	L	V	H	V
Precharge (single bank)	H	X	L	L	H	L	V	L	X
Precharge (all banks)	H	X	L	L	H	L	X	H	X
Auto Refresh	H	H	L	L	L	H	X	X	X
Mode Register Set	H	H	L	L	L	L	L	L	V
Power Down Entry 1	H	L	H	X	X	X	X	X	X
Power Down Entry 2	H	L	L	H	H	H	X	X	X
Self-Refresh Entry	H	L	L	L	L	H	X	X	X
Exit (Self-Refresh / Power Down)	L	H	H	X	X	X	X	X	X
Exit (Self-Refresh / Power Down)	L	H	L	H	H	H	X	X	X
Deselect Device	H	X	H	X	X	X	X	X	X
Deselect Device	H	X	L	H	H	H	X	X	X
Clock Suspend	L	L	X	X	X	X	X	X	X
Reserved for Future Use	H	X	L	H	H	L	X	X	X


Functional Description

Precharge Termination of Burst Read

Burst Read is terminated by Precharge of the same bank.




DQ becomes Hi-Z automatically. In this case Latency (Pre to HiZ) is 3.



DQ becomes Hi-Z by DQM. In this case Latency (DQM to HiZ) is 2 (JEDEC std).

Precharge Termination of Burst Write

Burst Write is terminated by Precharge of the same bank.




Minimum 2 CLK is necessary from last Din to Precharge (tWR).

Unnecessary Din must be masked by DQM.

In this case Latency (DQM to Din) is 0 (JEDEC std).

Read Interrupted by Read


Burst Read is terminated by new Read (either the same or the other bank).



Read to Read delay is minimum 1 CLK.

Write Interrupted by Write


Burst Write is terminated by new Write (either the same or the other bank).



Write to Write delay is minimum 1 CLK.


Read Interrupted by Write

Burst Read is terminated by new Write (either the same or the other bank).



Write Interrupted by Read


Burst Write is terminated by new Read (either the same or the other bank).




DC Parameters

DC Parameters	Symbol	Min	Max	Unit	Notes
Voltage					
Supply Voltage	Vcc	3	3.6	V	
Input Voltage	Vih	2	4.5	V	
Input Voltage	Vil	-0.6	0.8	V	
Amb. Temp		0	70	°C	
Capacitance					
(Ta=25°C, f=1MHz)					
Inputs(all)	CI		4	pf	
	DQ		7	pf	

Output Loading Condition (LVTTTL)



DC Condition
(VOH min, VOL max)



reference level = 1.4v
AC Condition
(Access Time)

AC Parameters

Parameter	Symbol	Speed Grade 60		Speed Grade 67		Speed Grade 75		Speed Grade 83		Unit	Notes
		Min	Max	Min	Max	Min	Max	Min	Max		
Clock Period	Tclk	16.5		15		13.3		12		ns	
Clock High Time	Tch	5		4.5		4		4			Rated @1.4V
Clock Low Time	Tcl	5		4.5		4		4			
Input Setup Time	Tsi	3		3		2.5		2.5			
Input Hold Time	Thi	2		2		1		1			
Output Valid From Clock	Tac		9		8		8		8		Rated @1.4V CL=50pf
Output Hold From Clock	Toh	3		3		3		3			
CAS to CAS Delay	tccd	1								Tclk	
CAS Bank Delay	Tcbd	1								Tclk	
CKE to Clock Disable	Tcke	1								Tclk	
DQM to Input Data Delay	Tdqd	0								Tclk	
Write Cmd. to input Data Delay	Tdwd	0								Tclk	
Precharge to Data out HIZ	Trch	3								Tclk	
DQM to Data out HIZ for read	Tdqz	2								Tclk	
DQM to Data mask for write	Tdqm	0								Tclk	Data Masked on the same clock
RAS Cycle Time	Trc	8								Tclk	
RAS Precharge Time	Trp	3								Tclk	
RAS Active Time	Tras	5	*		*		*		*	Tclk	
RAS to RAS Bank Active Delay	Trrd	2								Tclk	
RAS to CAS Delay	Trcd	2								Tclk	
Write Recovery	Twr	2								Tclk	

*; Tras Max = 10 μ s